MTech VLSI Design & Embedded System at DYPU Pune 2024: Admission, Cutoff & Fee structure

Loading...

#Admission2024
DY Patil University

MTech VLSI Design & Embedded System at DYPU Pune 2024: Admission, Cutoff & Fee structure

Pune, Maharashtra
UGC, AICTE, PCI, COA
Estd 1983
Private University

DY Patil University Master of Technology [M.Tech] (VLSI Design & Embedded System)

Duration
2 Years
Level
Post Graduation
Eligibility
Graduation with 50% + GATE
Course Type
Degree
Course Mode
Full Time
Fees
₹ 135,000

DY Patil University MTech VLSI Design & Embedded System Fees

Year Tution Fees Admission Fees Registration Fees Exam Fees Course Fees Total Fees
1 ₹ 135000 - - - - ₹ 135000
2 ₹ 135000 - - - - ₹ 135000

Top Exams Accepted by DY Patil University

JEE Main - Joint Entrance Exam Main

Online Mode
Registration Date:14 Dec,2023
Exam Date:24 Feb,2024
Results Date:15 Apr,2024

GATE - Graduate Aptitude Test in Engineering

Online Mode
Registration Date:30 Aug,2023
Exam Date:11 Feb,2024
Results Date:16 Mar,2024

CAT - Common Admission Test

Online Mode
Registration Date:3 Aug,2024
Exam Date:26 Nov,2024
Results Date:4 Jan,2025

MAT - Management Aptitude Test

Offline Mode
Registration Date:1 Feb,2024
Exam Date:7 May,2024
Results Date:17 May,2024

XAT - Xavier Aptitude Test

Online Mode
Registration Date:15 Jul,2023
Exam Date:7 Jan,2024
Results Date:15 Mar,2024

CMAT - Common Management Admission Test

Online Mode
Registration Date:1 Feb,2024
Exam Date:15 Jul,2024
Results Date:2 Sep,2024

ATMA - AIMS Test for Management Admissions

Online Mode
Registration Date:14 Dec,2023
Exam Date:25 Feb,2024
Results Date:10 Mar,2024
magnifier

Copyright 2024, ShikshaLelo. All rights reserved.